Skip to main content Accessibility help

Plasma Mode Trench Etching with Direct Hydrocarbon Injection

  • Steven D. Leeke (a1), David Kuan Yu Liu (a1) and James P. McVittie (a1)


Planar plasma etching of silicon for fabrication of deep trenches has been studied using the method of factorial design.A highly anisotropic etching profile with a slight positive slope is obtained using SF6, C2C1F5, and CH4 in the low energy plasma etch mode.The anisotropy is attributed to the polymerization of CH4 molecules with the active species in the plasma.The polymer is removed preferentially in the vertical direction by energetic ions from the plasma, leaving the polymer layer on the side wall to inhibit lateral etching of silicon.Good uniformity across the wafer and smooth trench surfaces are obtained with this process.Trench depths of greater than 3μm with less than 0.24μm of undercut are observed.Etch rate measurements were made and found to be greater than 1000 angstroms/minute.Selectivity over the oxide mask is greater than 15:1.

By using factorial design to statistically characterize this process, the effects of interactions between various process parameters are studied.Optimal etching conditions are obtained from the interaction terms for the process parameters.The ability to etch deep trenches with smooth surfaces, low damage, low linewidth degredation, and high selectivity make this process useful for many applications in VLSI devices.



Hide All
[1] Bollinger, D., Lida, S., and Matsumoto, O..Solid State Technology 27, 6 (June 1984).
[2] George Box, E.P., Hunter, William G., and Hunter, J.Stuart.Statistics For Experimenters, (John Wiley & Sons, New York, 1978), pp.306328.
[3] Chaam, K.M. and Chiang, S.-Y..IEEE Electron Device Letters EDL–4 9 (September 1983).
[4] Chiu, K.Y., Moll, J.L. cham, K.M., Lin, J., Lage, C., Angelos, S., and Tillman, R.L..IEEE Trans.on Electron Devices ED–30, 11 (November 1983).
[5] Ephrath, L.M. and Bennett, R.S. Journal of the Electrochemical Society 129, 8 (August 1982).
[6] Gonzalez, C. and McVittie, J.P..IEEE Electron Device Letters EDL–6, 5 (May 1985).
[7] Heslop, C.J..Proceedings of the Fifth Symposium on Plasma Processing, (The Electrochemical Society, Inc., New Orleans, LA, October, 1984), pp.134141.
[8] Hui, J.C., Chiu, T.Y., Wong, S.W.S., and Oldham, W.G..IEEE Trans.on Electron Devices ED–29, 4 (April 1982).
[9] Ishiijima, T. and Terada, K..Symposium on VLSI - Proceedings, (IEEE, 1984), pp.28–29.
[10] Kalter, H. and van de Ven, E.P.G.T..Philips tech.Rev. 38, 7/8 (1978 1979).
[11] MeVittie, J.P. and Gonzalez, C..Proceedings of the Fifth Symposium on Plasma Processing, (The Electrochemical Society, Inc., New Orleans, LA, October, 1984), pp.552567.
[12] McVittie, J.P. and Uin, T.A..To be published.
[13] Rung, R.D., Monoee, H., and Nagakubo, Y..IEDM Proceedings, (IEEE, 1982), pp.237–240.
[14] Minegishi, K., Nakajima, S., Miura, K., Harada, K., and Shibata, T.. IEDM Proceedings, (IEEE, 1983), pp.319–321.
[15] Morie, T., Minegishi, K., and Nakajima, S..IEEE Electron Device Letters EDL–4, 11 (November 1983).
[16] Nakajima, Shigeru, Minegishi, Kazushige, Miura, Kenji, Morie, Takashi, Kimizuka, Masakatsu, and Mano, Tsuneo.IEEE Journal of Solid-State Circuits SC–20, 1 (February 1985).
[17] Oldham, W.G..IEDM Proceedings, (IEEE, 1982), pp.216–219.
[18] Poulsen, R.G..J.Vac.Sci.Technol. 14, 1 (Jan/Feb.1977).
[19] Satoh, S., Yoneda, M., Nagatomno, M., Fujishima, K., Yarsazaki, T., and Nakata, H.. Symposium on VLSI - Proceedings, (IEEE, 1984), pp.18–19.
[20] Schwartz, G.C. and Schaible, P.M..J.Vac.Sci.Technol. 16, 2 (Mar/Apr.1979).
[21] Shichijo, H., Banerjee, Sanjay K., Malhi, Satwinder D.S., Pollack, G.P., Richardson, William F., Bordelon, D.M., Womack, Richard H., Elahy, Mosiafa, Wang, C.-P., Gallia, James, Davis, H.E., Shah, A.H., and Chatterrje, P.K..IEEE Electron Device Letters EDL–7, 2 (February 1986).
[22] Spencer, J.E., Barna, G.G., and Carter, D.E..Proceedings of the Fifth Symposium on Plasma Processing, (The Electrochemicat Society, Inc., New Orleans, LA, October, 1984), pp.413423.
[23] Sunami, H., Kuse, T., Hashimnoto, N. Itoh, K., Toyabe, T., and Asai, S.. IEDM Proceedings, (IEEE, 1983), pp.806–808.
[24] Clarance Teng, W., Pollack, Gordon, and Hunter, W.R..IEEE Journal of Solid-State Circuits SC–20, 1 (February 1985).
[25] Tsai, Hong-Hsiang, Yu, Chih-Lin, and Wu, Ching-Yuan.IEEE Electron Device Letters EDL–7, 2 (February 1986).
[26] Tsai, Hong-Hsiang, Chen, Shiao-Mo, and Wu, Ching-Yuan.IEEE Electron Device Letters EDL–7 2 (February 1986).
[27] Wolf, E.D., Adesida, I., and Chins, J.D..J.Vac.Sci.Technol. 2, 2 (Apr.-June 1984).
[28] Yamabe, Kikuo and Taniguchi, Kenji.IEEE Journal of Solid-State Circuits SC–20, 1 (February 1985).
[29] Yamaguchi, T., Morimoto, S., Kawaunoto, G.H., Park, H.K., and Eiden, G.C.. IE DM Proceedings, (IEEE, 1983), pp.522–525.
[30] Yamaguchi, Tadanori, Morirnoto, Seiichi, Park, Hee Kyun, and Eiden, Greg C..IEEE Journal of Solid-State Circuits SC–20, 1 (February 1985).


Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed