Skip to main content Accessibility help
×
Home

Modification of Ge2Sb2Te5 by the Addition of SiOx for Improved Operation of Phase Change Random Access Memory

Abstract

Conventional Ge2Sb2Te5 (GST) was modified by adding up a small amount of SiOx, using co-sputtering technique from multiple targets. The SiOx content was gradually increased by increasing the power applied to SiOx target, up to 8 volume percent. The sheet resistance of SiOx-containing GST exponentially increased, when the room-temperature-deposited samples were annealed at 300 °C. Transmission electron microscopy images revealed that no SiOx particulates were formed, which was confirmed by Gattan image filtering. It was indicated by x-ray diffraction patterns that the grain size of SiOx-containing GST is smaller than normal GST with lattice locally distorted at its crystalline state, suggesting that molecular SiOx is homogeneously distributed throughout the GST matrix. We observed that the crystallization temperature of SiOx-containing GST is gradually elevated by increasing the SiOx content, while the melting point decreased. These observations led to the reset current reduction, which is a critical requirement for the high density PRAM.

Copyright

References

Hide All
1. Lai, S., IEDM Tech. Dig., 255 (2003)
2. Cho, W. Y., Cho, B. H., Choi, B. G., Oh, H. R., Kang, S. B., Kim, K. S., Kim, K. H., Kim, D. E., Kwak, C. H., Byun, H. G., Hwang, Y. N., Ahn, S. J., Koh, G. H., Jeong, G. T., Jeong, H. S., and Kim, K., IEEE Journal of Solid-State Circuits 40, 293 (2005).
3. Pirovano, A., Lacaita, A. L., Benvenuti, A., Pellizzer, F., and Bez, R., IEDM Tech. Dig., 699 (2003).
4. Hwang, Y. N., Lee, S. H., Ahn, S. J., Lee, S. Y., Ryoo, K. C., Hong, H. S., Koo, H. C., Yeung, F., Oh, J. H., Kim, H. J., Jeong, W. C., Park, J. H., Horii, H., Ha, Y. H., Yi, J. H., Koh, G. H., Jeong, G. T., Jeong, H. S., and Kim, K., IEDM Tech. Dig., 893 (2003).
5. Pellizzer, F., Pirovano, A., Ottogalli, F., Magistretti, M., Scaravaggi, M., Zuliani, P., Tosi, M., Benvenuti, A., Besana, P., Cadeo, S., Marangon, T., Morandi, R., Piva, R., Spandre, A., Zonca, R., Modelli, A., Varesi, E., Lowrey, T., Lacaita, A., Casagrande, G., Cappelletti, P., and Bez, R., Symp. on VLSI Tech., 18 (2004).
6. Koh, G. H., Hwang, Y. N., Lee, S. H., Lee, S. Y., Ryoo, K. C., Park, J. H., Song, Y. J., Ahn, S. J., Jeong, C. W., Yeung, F., Kim, Y. T., Park, J. B., Jeong, J. T., Jeong, H. S., and Kim, K., IEEE Int. Conf. on Integrated Circuit Design and Technology, 53 (2004).
7. Nakayama, K., Kojima, K., Imai, Y., Kasai, T., Fukushima, S., Kitagawa, A., Kumeda, M., Kakimoto, Y., and Suzuki, M., Jpn. J. Appl. Phys. 42, 404 (2003).
8. Horii, H., Yi, J. H., Park, J. H., Ha, Y. H., Baek, I. G., Park, S. O., Hwang, Y. N., Lee, S. H., Kim, Y. T., Lee, K. H., Chung, U. I., and Moon, J. T., Symp. on VLSI Tech., 177 (2003).

Keywords

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed