Hostname: page-component-7479d7b7d-qs9v7 Total loading time: 0 Render date: 2024-07-12T11:22:01.883Z Has data issue: false hasContentIssue false

Modelling Of Rapid Thermal And Furnace Oxide Growth

Published online by Cambridge University Press:  26 February 2011

P. J. Rosser
Affiliation:
Standard Telecommunication Laboratories Limited, London Road, Harlow, Essex, CM17 9NA, UK
P. B. Moynagh
Affiliation:
Standard Telecommunication Laboratories Limited, London Road, Harlow, Essex, CM17 9NA, UK
C. N. Duckworth
Affiliation:
Standard Telecommunication Laboratories Limited, London Road, Harlow, Essex, CM17 9NA, UK
Get access

Abstract

The reproducible growth of thin high quality silicon dioxide films is of fundamental importance to advanced VLSI processes. Oxides in the range 1–2 nm are required for electron tunnelling barriers in advanced BIPOLAR processes, and in the range 10–50 nm for the gate oxide in MOS processes.

The excellent degree of control over time, temperature and ambient atmosphere that can be achieved in halogen lamp rapid annealing systems suggested the possibility of growing thin films of silicon dioxide on silicon very reproducibly.

This paper compares the growth of oxides in an AG Associates' Heatpulse system with those grown in a conventional dry oxidation system. Oxides in the range 1–1000 nm have been grown in these systems and the thicknesses are compared with those predicted by the SUPREM 3 and Deal Grove models. Modifications to these models are suggested which allow for accurate prediction of thermal oxide growth above 2 nm.

Type
Research Article
Copyright
Copyright © Materials Research Society 1986

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Massoud, H.Z., Plummer, J.D., J.Electrochem Soc, Vol.132, p. 1745 (1985)Google Scholar
2. Deal, B.E. and Grove, A.S., J. Appl. Phys., Vol. 36, p. 3770 (1965)Google Scholar
3. Technology Modelling Associates, Inc., “Suprem 3 One-dimensional Process Analysis Program; Version 3–1”, February 1984 Google Scholar
4. Massoud, H.Z., Technical Report No. G502–1, Standard Electronics Labs., June 1983.Google Scholar