Hostname: page-component-8448b6f56d-qsmjn Total loading time: 0 Render date: 2024-04-24T12:04:31.011Z Has data issue: false hasContentIssue false
  • English
  • Français

Modeling of Device Characteristics as Function of Ti Salicide Rapid Thermal Processing Parameters for Deep-Sub-Micron CMOS Technologies

Published online by Cambridge University Press:  10 February 2011

J. A. Kittl ,
D. A. Prinslow ,
G. Misium  and
M. F. Pas
J. A. Kittl
Affiliation:
Semiconductor Process and Device Center, Texas Instruments Inc., Dallas, TX 75243
D. A. Prinslow
Affiliation:
Semiconductor Process and Device Center, Texas Instruments Inc., Dallas, TX 75243
G. Misium
Affiliation:
Semiconductor Process and Device Center, Texas Instruments Inc., Dallas, TX 75243
M. F. Pas
Affiliation:
Semiconductor Process and Device Center, Texas Instruments Inc., Dallas, TX 75243
Get access

Abstract

Rapid thermal processing is widely applied in self-aligned Ti silicide processes for deep-submicron devices. We investigated and modeled the effects of rapid thermal processing variables (silicide formation temperature and time, and anneal temperature and time) and Ti thickness on deep-sub-micron device characteristics. The effect of Ti thickness, formation temperature and time on diode leakage and bridging due to silicide lateral growth, and its correlation to silicide thickness was analyzed; as well as the effects of these and the anneal variables on n+ gate sheet resistance, silicide to source/drain contact resistance and transistor source-drain series resistance. An expression for n+ gate sheet resistance is given, as function of anneal temperature and time, silicide thickness, linewidth and TiSi2 C49 grain size after formation, based on a nucleation density model in agreement with measurements of TiSi2 C49 to C54 transformation kinetics. The tradeoffs and process window limits are discussed, as well as trends observed when scaling down lateral and vertical dimensions. We show that for advanced technologies, the scaling of silicide thickness and linewidth narrows the process window between full C49 to C54 transformation and agglomeration temperatures. Due to the high activation energy of the C49 to C54 transformation, a process window for low sheet resistance exists only for high temperature-short time processes.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 429: Symposium N – Rapid Thermal and Integrated Processing V , 1996 , 175
Copyright
Copyright © Materials Research Society 1996

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Chapman, R. A, Wei, C. C., Bell, D. A., Aur, S., Brown, G. A. and Haken, R. A., IEDM Tech. Dig. 1991, 489 (1991).Google Scholar
[2] Maex, K., Mater Sci. and Engineering R11, 53 (1993).Google Scholar
[3] Kittl, J. A., Prinslow, D. A., Apte, P. P. and Pas, M. F., Appl. Phys. Lett. 67, 2308 (1995).Google Scholar
[4] Kittl, J. A., Hong, Q. Z. and Rodder, M., Mater. Res. Soc. Symp. Proc. 427, in press.Google Scholar
[5] Christian, J. W., The Theory of Transformations in Metals and Alloys, Part I, 2nd ed. (Pergamon, Oxford, 1975).Google Scholar
[6] Ma, Z. and Allen, L. H., Phys. Rev. B 49, 13501 (1994).Google Scholar
[7] Ma, Z., Ramanath, G. and Allen, L. H., Mater. Res. Soc. Symp. Proc. 320, 361 (1994).Google Scholar
[8] Mann, R. W. and Clevenger, L. A, J. Electrochem. Soc. 141, 1347 (1994).Google Scholar
[9] Kittl, J.A.,Prinslow, D.A.,Apte, P.P. and Pas, M.F., Mater. Res. Soc. Symp. Proc. 402, 269 (1996).Google Scholar