Skip to main content Accessibility help
×
Home

Measuring The Work Functions Of PVD TaN, TaSiN And TiSiN Films With A Schottky Diode CV Technique For Metal Gate CMOS Applications

  • James Pan (a1), Christy Woo (a1), Minh-Van Ngo (a1), Bryan Tracy (a1), Ercan Adem (a1), Stephen Robie (a1), Qi Xiang (a1) and Ming-Ren Lin (a1)...

Abstract

The metal gate process becomes a promising candidate for sub-65nm CMOS, due to the elimination of polysilicon depletion effects, and the possibility of adjusting the CMOS threshold voltage without more threshold implants. Our goal is to process mteal films with tunable work functions, in order to meet the demand of sub-65nm metal gate CMOS.

PVD TaN films are deposited with various processing conditions. Auger analysis shows that by changing the nitrogen flow rate and the plasma power, the nitrogen content in the TaN films can be adjusted. In order to accurately determine the work function of these TaN materials, we have developed a Schottky Diode CV technique (or Metal-Silicon CV, or MS-CV). This approach not only improves the accuracy of the metal work function measurement, compared with the traditional MOS-CV technique (which is affected by the thickness and quality of the oxide), but also simplifies the fabrication.

With the MS-CV's, we have successfully measured the work functions of Ni and Co, and compared the data with published references. The work function of PVD TaN actually decreases with higher nitrogen content, according to the Auger data and the MS-CV measurement, ranging from 3.42 – 4.20 Volts. The MS-CV technique is shown to be independent to the size of the capacitors, and is little affected by the measurement frequency. By changing the frequency from 100KHz to 1MHz, the error in the work function is less than 50mV.

Copyright

References

Hide All
[1] Choi, Y., Lindert, N., Xuan, P., Tang, S., Ha, D., Anderson, E., King, T-J., Bokor, J., Hu, C., “Sub-20nm CMOS FinFET Technologies,” in IEDM Tech. Dig., 2001, pp. 421424.
[2] Chau, R., Kvalieros, J., Doyle, B., Murthy, A., Paulsen, N., Lionberger, D., Barlage, D., Arghavani, R., Roberds, B. and Doczy, M., “A 50nm Depleted-Substrate CMOS Transistor (DST),” in IEDM Tech. Dig., 2001, pp. 621624.
[3] Iwai, H., “Advanced Device Technologies,” in VLSI Tech. Dig., 2002, short course pp. 187.
[4] Matsuda, S., Yamakawa, H., Azume, A. and Toyoshima, Y., “Performance Improvement of Metal Gate CMOS Technologies,” in VLSI Tech. Dig., 2001, pp6364.
[5] Lee, C., Lee, J., Bai, W., Bae, S., Sim, J., Lei, X., Clark, R., Harada, Y., Niwa, M. and Kwang, D., “Self-Aligned Ultra Thin HfO2 CMOS Transistors with High Quality CVD TaN Gate Electrode,” in VLSI Tech. Dig., 2002, pp. 8283.
[6] Yu, B., Wang, H., Xiang, Q., An, J., Jeon, J. and Lin, M-R., “Scaling Towards 35nm Gate Length CMOS,” in VLSI Tech. Dig., 2001, pp. 7475.
[7] Sze, S., “Physics of Semiconductor Devices,” John Wiley and Sons, Inc. New York, NY, 1981, pp. 251

Measuring The Work Functions Of PVD TaN, TaSiN And TiSiN Films With A Schottky Diode CV Technique For Metal Gate CMOS Applications

  • James Pan (a1), Christy Woo (a1), Minh-Van Ngo (a1), Bryan Tracy (a1), Ercan Adem (a1), Stephen Robie (a1), Qi Xiang (a1) and Ming-Ren Lin (a1)...

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed