Hostname: page-component-8448b6f56d-c47g7 Total loading time: 0 Render date: 2024-04-24T04:47:48.852Z Has data issue: false hasContentIssue false

A Joining Technique Using Multilayer Lead-Indium-Gold Composite Deposited In High Vacuum

Published online by Cambridge University Press:  15 February 2011

Chin C. Lee
Affiliation:
University of California, Department of Electrical and Computer Engineering, Irvine, CA 92717
Chen-Yu Wang
Affiliation:
University of California, Department of Electrical and Computer Engineering, Irvine, CA 92717
Yi-Chia Chen
Affiliation:
University of California, Department of Electrical and Computer Engineering, Irvine, CA 92717
Goran Matijasevic
Affiliation:
University of California, Department of Electrical and Computer Engineering, Irvine, CA 92717
Get access

Abstract

A joining technique for electronic devices has been developed. This technique uses a leadindium- gold multilayer composite solder deposited directly on GaAs wafers in high vacuum to prevent indium oxidation. The gold layer on the composite further protects the indium layer from oxidation in atmosphere. The GaAs dies are bonded to a gold-coated alumina substrate at a process temperature of 250°C. Nearly perfect joints are achieved as verified by a scanning acoustic microscope (SAM). SEM and EDX results indicate that the alloy joint consists of AuIn2 grains embedded in an In-Pb solid solution phase, as predicted from the Au- In-Pb phase diagram. Compared to lead-tin solder, indium-lead solder has been shown by others to exhibit much better fatigue resistance and have much less of a scavenging effect. Thermal shock as well as shear tests confirm that a good die attach is obtained with the leadindium- gold composite.

Type
Research Article
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Jackson, C.R., Circuits Manufacturing 13 (1), 4041 (1973).Google Scholar
2. Goldmann, L.S., Herdzik, R.J., Koopman, N.G., and Marcotte, V.C., Proc. 27th Electronic Compon. Conf., (IEEE, New York, NY, 1977), pp. 25–29.Google Scholar
3. Howard, R.T., IBM J. Res. Develop. 26, 372 (1982).Google Scholar
4. Yost, F.G., Gold Bulletin 10, 2 (1977).Google Scholar
5. Nabot, J.P. and Ansara, I. in Binary Alloy Phase Diagrams, Vol. 3, edited by Massalski, T.B. (ASM International, Metals Park, Ohio, 1990), pp. 22692271.Google Scholar
6. Karnowsky, M.M. and Yost, F.G., Metallurgical Trans. A 7A, 1149 (1976).Google Scholar
7. Yost, F.G., in Proc. International Microelectronics Symp., (Vancouver, B.C., Canada, 1976), pp. 6166.Google Scholar
8. Matijasevic, G.S. and Lee, C.C., J. of Electronic Mater. 8, 327 (1989).Google Scholar
9. Matijasevic, G.S., Wang, C.Y and Lee, C.C., IEEE Trans. Compon., Hybrids, and Manuf. Technol. 13, 1128 (1990).Google Scholar
10. Lee, C.C., Wang, C.Y. and Matijasevic, G.S., IEEE Trans. Compon., Hybrids, and Manuf. Technol. 14, 407 (1991).Google Scholar
11. Wang, C.Y. and Lee, C.C., in Proc. 42nd Electronic Compon. and Technol. Conf., (IEEE, New York, NY, 1992), pp. 502–507.Google Scholar
12. Lee, C.C., Wang, C.Y., Matijasevic, G.S., and Chen, S.S., in Electronic Packaging Material Science VI, edited by Ho, P.S., Jackson, K.A., Li, C.-Y., and Lipscomb, G.F. (Mater. Res. Soc. Proc. 264, Pittsburgh, PA 1992), pp. 305310.Google Scholar
13. Jacobson, D.M. and Humpston, G., Gold Bulletin 22, 9 (1989).Google Scholar
14. Yost, F., Ganyard, F.P., and Kamowsky, M.M., Metallurgical Trans. A 7A, 1141 (1976).Google Scholar
15. Bjøntegaard, J., Buene, L., Finstad, T., Lønsjø, O., and Olsen, T., Thin Solid Films 101, 253 (1983).Google Scholar