Skip to main content Accessibility help
×
Home

Ion implantation for low-resistive source/drain contacts in FinFET devices

  • Mark J. H. van Dal (a1), Ray Duffy (a2), Bartek J. Pawlak (a3), Nadine Collaert (a4), Malgorzata Jurczak (a5) and Robert J. P. Lander (a6)...

Abstract

FinFET is one of the leading candidates to replace the classical planar MOSFET for future CMOS technologies due to the double-gate configuration of the device leading to an intrinsically superior short channel effect (SCE) control. A major challenge for FinFETs is the increase in parasitic source-drain resistance (Rsd) as the fin width is scaled. As fins must be narrow in order to control SCEs, Rsd reduction is critical. This work will deal with the challenges faced in the use of ion implantation for the low-ohmic source-drain contacts. Firstly a new technique to characterize fin sidewall doping concentration will be introduced. We will have a closer look at the Rsd dependency upon fin width for different fin implant conditions and investigate how the implant conditions affect FinFET device performance. It will be shown that the cause of the device degradation upon fin width scaling is related to the fundamental issues of silicon crystal integrity in thin-body Si after amorphizing implant and recrystallization during source-drain activation.

Copyright

References

Hide All
1. Hisamoto, D., Kaga, T., Kawamoto, Y., and Takeda, E., IEDM Tech. Dig., 833 (1989).
2. Yang, F.-L., Lee, D.-H., Chen, H.-Y., Chang, C.-Y., Liu, S.-D., Huang, C.-C., Chung, T.-X., Chen, H.-W., Huang, C.-C., Liu, Y.-H., Wu, C.-C., Chen, C.-C., Chen, S.-C., Chen, Y.-T., Chen, Y.-H., Chen, C.-J., Chan, B.-W., Hsu, P.-F., Shieh, J.-H., Tao, H.-J., Yeo, Y.-C., Li, Y., Lee, J.-W., Chen, P., Liang, M.-S., and Hu., C., Symp. VLSI Tech. Dig., 196 (2004).
3. Yu, B., Chang, L.; Ahmed, S., Haihong, W., Bell, S., Yang, C.-Y., Tabery, C., Chau, H., Qi, X., King, T.-J., Bokor, J., Hu, C.-M., Lin, M.-R., and Kyser, D., IEDM Tech. Dig., 251 (2002).
4. Lee, H., Yu, L.-E., Ryu, S.-W., Han, J.-W., Jeon, K., Jang, D.-Y., Kim, K.H., Lee, J., Kim, J.-H., Jeon, S. C., Lee, G. S., Oh, J. S., Park, Y. C., Bae, W. H., Lee, H. M., Yang, J. M., Yoo, J. J., Kim, S. I., and Choi, Y.-K., Symp. VLSI Tech. Dig., 70 (2006).
5. Dal, M.J.H. van, Collaert, N., Doornbos, G., Vellianitis, G., Curatola, G., Pawlak, B.J., Duffy, R., Jonville, C., Degroote, B., Altamirano, E., Kunnen, E., Demand, M., Beckx, S., Vandeweyer, T., Delvaux, C., Leys, F., Hikavyy, A., Rooyackers, R., Kaiser, M., Weemaes, R.G.R., Biesemans, S., Jurczak, M., Anil, K., Witters, L., and Lander, R.J.P., Symp. VLSI Tech. Dig., 110 (2007)
6. Hisamoto, D., Lee, W.-C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., King, T.-J., Bokor, J., and Hu, C., IEEE Trans. Electron Devices, 47, 2320 (2000).
7. Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramnian, V., King, T.-J., Bokor, J., and Hu, C., IEDM Tech. Dig., 67 (1999).
8. Lenoble, D., Anil, K.G., De Keersgieter, A., Eybens, P., Collaert, N., Rooyackers, R., Brus, S., Zimmerman, P., Goodwin, M., Vanhaeren, D., Vandervorst, W., Radovanov, S., Godet, L., Cardinaud, C., Biesemans, S., Skotnicki, T., and Jurczak, M., Symp. VLSI Tech. Dig., 212 (2006).
9. Kaneko, A., Yagishita, A., Yahasi, K., Kubota, T., Omura, M., Matsuo, K., Mizishima, I., Okano, K., Kawasaki, H., Inaba, S., Izumida, T., Kanemura, T., Aoki, N., Ishimura, K., Ishiuchi, H., Suguro, K., Eguchi, K., and Tsunashima, Y., IEDM Tech. Dig., (2006).
10. Vellianitis, G., Dal, M. J. H. van, Witters, L., Curatola, G., Doornbos, G., Collaert, N., Jonville, C., Torregiani, C., Lai, L. S., Petry, J., Pawlak, B.J., Duffy, R., Demand, M., Beckx, S., Mertens, S., Delabie, A., Vandeweyer, T., Delvaux, C., Leys, F., Hikavyy, A., Rooyackers, R., Kaiser, M., Weemaes, R.G.R., Voogt, F., Roberts, H., Donnet, D., Biesemans, S., Jurczak, M., and Lander, R. J. P., IEDM Tech. Dig., 681 (2007).
11. Khajetoorians, A. A., Li, J., Shih, C. K., Wang, X.-D., Garcia-Gutierrez, D., Jose-Yacaman, M., Pham, D., Celio, H., and Diebold, A., J. Appl. Phys. 101, 034505 (2007).
12. Duffy, R., Curatola, G., Pawlak, B. J., Doonbos, G., Tak, K. van der, Breimer, P., Berkum, J. G. M. vna, and Roozboom, F., J. Vac. Sci. Technol. B 26, 402 (2008).
13. Custer, J. S., Thompson, M. O., Jacobson, D. C., Poate, J. M., Roorda, S., Sinke, W. C., and Spaepen, F., Appl. Phys. Lett. 64, 437 (1994).
14. Duffy, R., Dal, M. J. H. van, Pawlak, B. J., Kaiser, M., and Weemaes, R. G. R., Appl. Phys. Lett., 90, 241912 (2007).
15. Drosd, R. and Washburn, J., J. Appl. Phys. 53, 397 (1982).
16. Pawlak, B. J., Duffy, R., Dal, M. J. H. van, Voogt, F. C., Roozeboom, F., Weemaes, R. G. R., Breimer, P., and Zalm, P., MRS Spring meeting, 2008, San Francisco.
17. Dal, M. J. H. van, Vellianitis, G., Duffy, R., Doornbos, G., Pawlak, B. J., Duriez, B., Lai, L-S, Hikavyy, A., Vandeweyer, T., Demand, M., Altamirano, E., Rooyackers, R., Witters, L., Collaert, N., Jurczak, M., Kaiser, M., Weemaes, R. G. R., and Lander, R. J. P., ECS Spring meeting 2008, Phoenix.

Keywords

Related content

Powered by UNSILO

Ion implantation for low-resistive source/drain contacts in FinFET devices

  • Mark J. H. van Dal (a1), Ray Duffy (a2), Bartek J. Pawlak (a3), Nadine Collaert (a4), Malgorzata Jurczak (a5) and Robert J. P. Lander (a6)...

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed.