Skip to main content Accessibility help

Ion Beam Lithography And Resist Processing for Nanofabrication

  • Khalil Arshak (a1), Stephen F. Gilmartin (a2), Damien Collins (a3), Olga Korostynska (a4), Arousian Arshak (a5) and Miroslav Mihov (a6)...


The International Technology Roadmap for Semiconductors (ITRS) identifies the shrinking of lithography critical dimensions (CDs) as one of biggest challenges facing the semiconductor industry as it progresses to smaller geometry nodes. Nanolithography, the patterning of masking CDs below 100nm, enables both nanoscale wafer processing and the exploration of novel nanotechnology applications and devices.

Focused Ion Beam (FIB) lithography has significant advantages over alternative nanolithography techniques, particularly when comparing resist sensitivity, topography effects, proximity effects and backscattering. FIB lithography uses the implantation of ions, such as Ga+, in its masking process. Ions implanted into resist in this manner typically have shallow penetration depths (<100nm for Ga+), and this would typically require the use of very thin resist layers during processing. This is often incompatible with subsequent fabrication steps such as plasma etching, where thicker resist layers are usually required to facilitate etch selectivity. Top surface imaging (TSI) is a solution to this problem.

When compared with conventional microelectronic lithography, nanolithography techniques such as EUV, electron beam and nanoimprint lithography require expensive process equipment and the use of non-standard process materials.

The 2-step negative resist image by dry etching (2-step NERIME) process is a FIB TSI scheme developed for DNQ/novolak based resists, and involves FIB exposure of resist with Ga+, followed by O2 plasma dry development using reactive ion etching. The 2-step NERIME process uses equipment sets and materials commonly found in microelectronic device fabrication (FIB tool, O2 plasma etcher, DNQ/novolak resists), and provides a low-cost and convenient nanolithography option for proof-of-concept nanoscale processing.

To be of practical use, a nanolithography scheme must be capable of patterning nanoscale resist features over substrate topography while retaining resist profile control. The nanolithography scheme must also integrate with subsequent plasma etch processing steps that etch various material films such as metals, Si, SiO2, SiN. The 2-step NERIME FIB TSI process has been used to successfully pattern nanoscale (40nm-90nm) resist features on planar and topography substrates. We have also demonstrated sub-100nm etched features on topography substrates using the 2-step NERIME process, reporting 80nm Polycide and TiN etched features, and 90nm Ti etched features, that exhibit excellent profiles and minimal line edge roughness (LER).

It is expected that the 2-step NERIME FIB TSI process will be further extended to etch sub-40nm features over topography substrates. The nanoscale etched features will be used to explore proof-of-concept geometry shrink & novel structures, with many possible applications, including NEMs and nanosensors research and development.



Hide All
1. Morimoto, H., Sasaki, Y., Saitoh, K., Watakabe, Y., Kato, T., Microelectron. Eng. 4, (1986) 163.
2. Gamo, K., Microelectron. Eng. 32, (1996) 159.
3. Matsui, S., Mori, K., Saigo, K., Shiokawa, T., Toyoda, K., Namba, S., J. Vac. Sci. Technol. B4 (1986) 845.
4. Harthey, M., Shaver, D., Shepard, M., Melngailis, J., Medvedev, V., Robinson, W., J. Vac. Sci. Technol. B9, (1991) 3432.
5. Herbert, P., Braddell, J., MacKenzie, S., Woodham, R., Cleaver, J., Microelectron. Eng. 23, (1994) 263.
6. Arshak, K., Mihov, M., Sutton, D., Arshak, A., Newcomb, S. B., Microelectron. Eng. 67, (2003) 130.
7. Arshak, K., Mihov, M., Arshak, A., McDonagh, D., Sutton, D., Newcomb, S., J. Vac. Sci.Technol. B22, (2004) 189.
8. Arshak, K., Mihov, M., Shohei, N., Arshak, A., McDonagh, D., Superlatt. & Microstruct. 36, (2004) 335.
9. Arshak, K., Gilmartin, S. F., Collins, D., Korostynska, O., Arshak, A., Mihov, M., Proc. NSTI Nanotech Conf., Anaheim, Cal., 8–12 May, 2005, 4 (2005) 263.
10. Gilmartin, S. F., Arshak, K., Collins, D., Korostynska, O., Arshak, A., Proc. 5th IEEE Conference on Nanotechnology, Nagoya, 11–15 July,2005, 709.
11. Gilmartin, S. F., Arshak, K., Collins, D., Korostynska, O., Arshak, A., Microelectron. Eng. 83, (2006) 823.
12. Gilmartin, S. F., Arshak, K., Collins, D., Korostynska, O., Arshak, A., Proc. 6th IEEE Conference on Nanotechnology, Cincinnati, 17–20 July, 2006, 709.



Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed