No CrossRef data available.
Article contents
Investigations of an Antimony Doped Poly-Silicon Gate Structure for P-Type JFET Applications
Published online by Cambridge University Press: 21 February 2011
Abstract
A polysilicon gate structure for application as gate material in p-channel JFET's is presented. The structure was manufactured using solid-phase epitaxy of an evaporated antimony/amorphous—silicon layer. The fabrication process together with experimental evaluation of both diode and JFET characteristics is given. The structure shows near ideal n+p-junction behaviour and the fabricated JFET's are normally off with good values of subthreshold swing and transconductance.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 1990
References
1.
Tsaur, B. and Choi, H.K., IEEE El. Dev. Lett., EDL–7, 324, (1986).10.1109/EDL.1986.26388Google Scholar
2.
Tirén, J., Grelsson, Ö., Söderbärg, A., Magnusson, U., Norde, H., Svensson, B.G., Mohadjeri, B. and Berg, S., J. Appl. Phys., in print, (1989).Google Scholar
3.
Gong, S.F., Hentzell, H.T.G. and Robertsson, A.E., J. Appl. Phys., 64, 1457, (1988).Google Scholar
4.
Gong, S.F., Hentzell, H.T.G., Radnoczi, G. and Charai, A., Appl. Phys. Lett., 53, 902, (1988).Google Scholar