Published online by Cambridge University Press: 01 February 2011
Here we report the first study towards the integration of fullerenes and carbon nanotubes (CNT) in the gate stack of CMOS technology, which is a promising hybrid approach of top-down and bottom-up fabrication process. Prospective processes for C60 and CNT deposition over an aggressively scaled 2 nm gate oxide in the MOS capacitor structure have been monitored. CV measurements show minimal silicon contamination and interface states. Step charging at a specific voltage that corresponds to a fixed number density of C60 is used to establish the structural integrity and size-mono-dispersion of C60. The CV method can be further used to probe the charge injection into C60 and its anions to establish fundamental understanding of their molecular orbital (MO) structure.