Skip to main content Accessibility help
×
Home

The Influence of Defects on Compatibility and Yield of the HfO2-PolySilicon Gate Stack for CMOS Integration

  • V. S. Kaushik (a1), S. DeGendt (a2), R. Carter (a2), M. Claes (a2), E. Rohr (a2), L. Pantisano (a2), J. Kluth (a1), A. Kerber (a1), V. Cosnier (a1), E. Cartier (a1), W. Tsai (a1), E. Young (a1), M. Green (a1), J. Chen (a1), S-A. Jang (a1), S. Lin (a1), A. Delabie (a2), S.V. Elshocht (a2), Y. Manabe (a2), O. Richard (a2), C. Zhao (a2), H. Bender (a2), M. Caymax (a2) and M. Heyns (a2)...

Abstract

Hafnium-based dielectrics are under wide consideration for high-K gate dielectric applications. Since the gate electrode typically used in CMOS integration consists of polysilicon with n- or p-type dopants, compatibility of the HfO2 layer with the polySi deposition and dopant activation steps is critical. Capacitors were fabricated with HfO2 films deposited by ALD and MOCVD, and using polysilicon gate electrodes deposited by CVD processes. These devices showed leakage failures with yields that were observed to depend on the area, dielectric thickness and annealing conditions during the process. Investigation of the root cause of these leakage failures suggested that the leakage failures may be caused by a defect-related mechanism. The implication of this is that the leakage occurs at localized ‘defect’ sites rather than broadly through the HfO2 layer. Emission microscopy analysis and physical characterization of the HfO2 film were used to corroborate the proposed model. Defect density was observed to be strongly dependent on the processing of the dielectric film. In order to make Hf-based dielectric stacks compatible with polysilicon for conventional CMOS transistor integration with acceptable yield, further postdeposition treatment may be necessary to eliminate or cure the defects.

Copyright

References

Hide All
[1] Hobbs, C., Tseng, H., Reid, K., Taylor, B., Dip, L., Hebert, L., Garcia, R., Hegde, R., Grant, J., Gilmer, D., Franke, A., Dhandapani, V., Azrak, M., Prabhu, L., Rai, R., Bagchi, S., Conner, J., Backer, S., Dumbuya, F., Nguyen, B., and Tobin, P., “80 nm Poly-Si Gate CMOS with HfO2 Gate Dielectric”, International Electron Devices Meeting 2001 Technical Digest, 651 (2001).
[2] Claes, M., Witters, T., Loriaux, G., De Gendt, S., and Heyns, M.M., “Screening the high-k layer quality by means of open-circuit potential analysis and wet chemical etching” in Novel Materials and Processes for Advanced CMOS, edited by Maria, J-P., Stemmer, S., De Gendt, S., and Gardner, M., (Mater. Res. Soc. Proc. 745 Symposium N – Novel Materials and Processes for Advanced CMOS, Pittsburgh PA, 2002 (this meeting).
[3] Claes, M., Witters, T., Loriaux, G., Van Elshocht, S., Delabie, A., De Gendt, S., Heyns, M.M., and Okorn-Schmidt, H.F., “Open Circuit Potential Analysis as a fast screening method for the quality of high-K dielectric layers”, Sixth International Symposium on Ultra-Clean Processing of Silicon Surfaces (UCPSS) (September 2002).
[4] Hori, T., in Gate Dielectrics and MOS ULSIs – Principles, Technologies and Applications, 145, Springer-Verlag (1997).
[5] Gilmer, D., Hegde, R., Cotton, R., Garcia, R., Dhandapani, V., Triyoso, D., Roan, D., Franke, A., Rai, R., Prabhu, L., Hobbs, C., Grant, J.M., La, L., Samavedam, S., Taylor, B., Tseng, H., and Tobin, P., “Compatibility of polycrystalline silicon gate deposition with HfO2 and Al2O3-HfO2 gate dielectrics”, App. Phy. Lett. 81 (7) 1288 (2002).
[6] Perkins, C., Triplett, B., McIntyre, P., Saraswat, K. and Shero, E., “Thermal stability of polycrystalline silicon electrodes on ZrO2 gate dielectrics”, Appl. Phy. Lett. 81, (8) 1417 (2002).

The Influence of Defects on Compatibility and Yield of the HfO2-PolySilicon Gate Stack for CMOS Integration

  • V. S. Kaushik (a1), S. DeGendt (a2), R. Carter (a2), M. Claes (a2), E. Rohr (a2), L. Pantisano (a2), J. Kluth (a1), A. Kerber (a1), V. Cosnier (a1), E. Cartier (a1), W. Tsai (a1), E. Young (a1), M. Green (a1), J. Chen (a1), S-A. Jang (a1), S. Lin (a1), A. Delabie (a2), S.V. Elshocht (a2), Y. Manabe (a2), O. Richard (a2), C. Zhao (a2), H. Bender (a2), M. Caymax (a2) and M. Heyns (a2)...

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed