Skip to main content Accessibility help
×
Home

Evaluation of Candidate Metals for Dual-Metal Gate CMOS with HfO2 Gate Dielectric

  • S.B. Samavedam (a1), J.K. Schaeffer (a1), D.C. Gilmer (a1), V. Dhandapani (a1), P.J. Tobin (a1), J. Mogab (a1), B-Y. Nguyen (a1), S. Dakshina-Murthy (a2), R.S. Rai (a1), Z-X. Jiang (a1), R. Martin (a1), M.V. Raymond (a1), M. Zavala (a1), L.B. La (a1), J.A. Smith (a1) and R.B. Gregory (a3)...

Abstract

As the MOSFET gate lengths are scaled down to 50 nm or below, the expected increase in gate leakage will be countered by the use of a high dielectric constant (high K) material. The series capacitance from polysilicon gate electrode depletion significantly reduces the gate capacitance as the dielectric thickness is scaled down to 10 Å equivalent oxide thickness (EOT) or below. Metal gates promise to solve this problem and address other problems like boron penetration and enhanced gate resistance that will have increased focus as the polysilicon gate thickness is reduced. Extensive simulations have shown that the optimal gate work-functions for the sub-50 nm channel lengths should be 0.2 eV below (above) the conduction (valence) band edge of silicon for n-MOSFETs (p-MOSFETs). This study summarizes the evaluations of TiN, TaSiN, WN, TaN, TaSi, Ir and IrO2 as candidate metals for dual-metal gate CMOS using HfO2 as the gate dielectric. The gate work-function was determined by fabricating MOS capacitors with varying dielectric thicknesses and different post-gate anneals. The metal-dielectric compatibility and thermal stability was studied by annealing the stacks at different temperatures. The gate stacks were characterized using TEM, SIMS and X-ray diffraction. Based on workfunctions and thermal stability, TaSiN and TaN show most promise as metal electrodes for HfO2 n-MOSFETs.

Copyright

References

Hide All
1For example, Gusev, E. P., et al., 2001 IEDM Tech. Digest, 451454 (2001) and references therein.
2. Cheng, B., Maiti, B., Samavedam, S. B., Grant, J., Taylor, B., Tobin, P., and Mogab, J., 2001 IEEE Intl. SOI Symp. Proc., 9192 (2001).
3. De, I., Johri, D., Srivastava, A., Osburn, C. M., Solid-State Electronics, 44(6), 1077–80 (2000).
4. Suh, Y S., Heuss, G., Zhong, H., Hong, S N. and Misra, V., 2001 VLSI Tech. Digest, 4748 (2001).
5. Park, D G., Cha, T H., Lim, K Y., Jang, S A., Suh, YS., Misra, V., Yeo, I S., Roh, J S., Park, J. W. and Yoon, H K., 2001 IEDM Tech. Digest, 671674 (2001).
6. Cho, H J., Horii, H., Hwang, C. S., Kim, J W., Kang, C. S., Lee, B. T., Lee, S. I., Koh, Y. B. and Lee, M. Y., Jpn. J. Appl. Phys. Part I 36(3B) (1997).

Related content

Powered by UNSILO

Evaluation of Candidate Metals for Dual-Metal Gate CMOS with HfO2 Gate Dielectric

  • S.B. Samavedam (a1), J.K. Schaeffer (a1), D.C. Gilmer (a1), V. Dhandapani (a1), P.J. Tobin (a1), J. Mogab (a1), B-Y. Nguyen (a1), S. Dakshina-Murthy (a2), R.S. Rai (a1), Z-X. Jiang (a1), R. Martin (a1), M.V. Raymond (a1), M. Zavala (a1), L.B. La (a1), J.A. Smith (a1) and R.B. Gregory (a3)...

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed.