Skip to main content Accessibility help

A Dimple-Array Interconnect Technique for Power Semiconductor Devices

  • Simon S. Wen (a1), Daniel Huff (a2) and Guo-Quan Lu (a2)


This paper describes a wireless-bond interconnect technique, termed Dimple-Array Interconnect (DAI) technique for packaging power devices. Electrical connections onto the devices are established by soldering arrays of dimples pre-formed on a metal sheet. Preliminary experimental and analytical results demonstrated potential advantages of this technique such as reduced parasitic noises, improved heat dissipation, as well as lowered processing complexity, compared to the conventional wire bonding technology in power module manufacturing. Thermomechanical analysis using thermal cycling test and FEM were also performed to evaluate the reliability characteristics of this interconnect technique for power devices.



Hide All
1 Temple, Vic, ThinPak Technology Shrinks Power Modules, Power Hybrids and Ultra-High Speed Switching Devices, PCIM, pp. 32-38, May 2000.
2 Fisher, R., Fillion, R., Burgess, J., and Hennessy, W., High Frequency, Low Cost, Power Packaging Using Thin Film Power Overlay Technology, Proceedings of IEEE Applied Power Electronics Conference, pp. 1217, May, 1995.
3 Ozmat, B., Korman, C. S., McConnelee, P., Kheraluwala, M., Delgado, E. and Fillion, R., New Power Module Packaging for Enhanced Thermal Management, Las Vegas, Nevada, May 2000.
4 Klein, Jon, Bottomless SO-8 Package Boosts MOSFET Performance, PCIM, pp. 110, May 2000.
5 Haque, S., Xing, K, Lu, G-Q., Nelson, D. J., Borojevic, D. and Lee, F.C., “Packaging for Thermal Management of Power Electronics Building Blocks Using Metal Posts Interconnected Parallel Plate Structure”, in Proceedings of the Sixth Intersociety Conference on Thermal and Thermal-mechanical Phenomena in Electronic Systems, 1998.
6 Liang, Zhenxian, Multilayer Integration Technology for Packaging of IPEM, Proceedings of 17th Annual VPEC Seminar, Blacksburg, VA, USA, September 19-21, 1999
7 Liu, Xingsheng, Jing, Xiukuan, and Lu, Guo-Quan, Chip-scale Packaging of Power Devices and its Application in Integrated Power Electronics Module, Proceedings of IEEE ECTC Conference, pp. 290296, Las Vegas, NV, May 2000.
8 Wen, Simon and Lu, Guo-Quan, Finite-element Modeling of Thermal and Thermomechanical Behavior for Three-dimensional Packaging of Power Electronics Modules, Proceeding of the 7th Intersociety Conference on Theraml and Thermomechanical Phenomena in Electronic Systems, Vol. II, pp. 303309, Las Vegas, Nevada, May 23-26, 2000.
9 Hong, Bor Zen, Thermal Fatigue Analysis of a CBGA Package with Leadfree Solder Fillets, InterSociety Conference on Thermal Phenomena, pp. 220228, Seattle, WA, USA, May 6, 1998.
10 Goldmann, L. S., Geometric Optimization of Controlled Collapse Interconnections, IBM J. Research & Development, v. 13, No. 3, May 1969, pp. 251265.
11 Satoh, R., Arakawa, K., Harada, M., and Matsui, K., Thermal Fatigue Life of Pb-Sn Alloy Interconnections, IEEE Trans. On CHMT, 14(1), pp.224232, March 1991.
12 Hong, Bor Zen, and Ray, Sudipta K., Ceramic Column Grid Array Technology with Coated Solder Columns, 2000 Electronic Components and Technology Conference, May 2000, pp. 13471353.

A Dimple-Array Interconnect Technique for Power Semiconductor Devices

  • Simon S. Wen (a1), Daniel Huff (a2) and Guo-Quan Lu (a2)


Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed