Hostname: page-component-7c8c6479df-27gpq Total loading time: 0 Render date: 2024-03-29T05:20:11.940Z Has data issue: false hasContentIssue false

Demonstration of Hybrid Silicon-on-Silicon Carbide Wafers and Electrical Test Structures with Improved Thermal Performance

Published online by Cambridge University Press:  01 February 2011

Steven G. Whipple
Affiliation:
steven.whipple@ucsu.colorado.edu, University of Colorado at Boulder, Physics, University of Colorado, Physics, Campus Box 390, Boulder, CO, 80309, United States
John T. Torvik
Affiliation:
JTorvik@AdvancedPower.com, University of Colorado, Electrical Engineering, Campus Box 425, Boulder, CO, 80309, United States
Randolph E. Treece
Affiliation:
rtreece@astraluxinc.com, Astralux, Inc., 2500 Central Avenue, Boulder, CO, 80301, United States
Jeffrey T. Bernacki
Affiliation:
jbernacki@hotmail.com, Astralux, Inc., 2500 Central Avenue, Boulder, CO, 80301, United States
Get access

Abstract

Multiple 50 mm hybrid Si-on-SiC substrates consisting of thin film [100] Si (1 μm) on bulk semi-insulating [0001] 6H-SiC wafers were fabricated using low-temperature (150°C) wafer bonding and slicing techniques. A set of samples were prepared comparing various thicknesses of SiO2 (60, 120, 190, 240 and 520 nm) as an intermediate bonding layer between the two materials. A variety of test structures such as Van der Pauw structures, linear transfer-length measurement arrays and resistors were fabricated in the Si layers using standard Si processing (such as lithography, B-diffusion, etching and oxidation) in order to characterize the robustness as well as the electrical and thermal properties of the hybrid substrates. Bulk Si and Si-on-insulator (SOI) substrates were used for comparison. We report the Si layers on the hybrid Si-on-SiC substrates to be device-grade in terms of mobility and crystal structure, and that their device-to-device electrical isolation properties are superior to those of bulk Si and comparable to those of SOI. Furthermore, electrical test structures on hybrid Si-on-SiC substrates exhibit vastly superior heat dissipation compared to equivalent devices on bulk Si or SOI. Specifically, the temperature rise can be as much as 102°C lower in resistor devices made on Si-on-SiC (Tj= 191°C) compared to on bulk Si (Tj= 293C) under high-power density operation (67 kW/cm2). We also describe the effects of intermediate oxide thickness on thermal resistance.

Type
Research Article
Copyright
Copyright © Materials Research Society 2006

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Choyke, W.J and Devaty, R.P, Naval Research Reviews, 51, 212 (1999)Google Scholar
2 http://www.cree.com/products/index.htmGoogle Scholar
3 http://www.infineon.com/cgi-bin/ifx/portal/ep/home.do?tabId=0Google Scholar
4 Michnowski, R. and Wojtasiak, W., IEEE Proceedings of the 14th International Conference on Microwaves, Radar and Wireless Communications, 1, 8992 (2002)Google Scholar
5 Pinel, S., Tasselli, J., Bailbe, J.P., Marty, A, Puech, P., and Esteve, D., IEEE Proceedings of the 22nd International Conference on Microelectronics, 2, 443446 (2000)Google Scholar
6 Kizilyalli, I.C, Safar, H., Herbsommer, J., Burden, S.J., Gammel, P.L., IEEE Electron Device Letters, 26, 404406 (2005).Google Scholar
7 Desmond-Colinge, C.A. and Gösele, U., MRS Bulletin, 23, 3034 (1998).Google Scholar
8 http://www.intrinsicsemi.com/Google Scholar
9 http://www.novasic.com/Google Scholar
10 Bruel, M., Electon. Lett., 31, 1201 (1995). SmartCut is a registered trademark of SOITEC, Parc Technologique des Fontaines, 38190 Bernin, France.Google Scholar
11 Jaeger, R.C., Introduction to Microelectronic Fabrication, (Addison-Wesley, Reading Mass. 1988) p4987.Google Scholar