Hostname: page-component-848d4c4894-xm8r8 Total loading time: 0 Render date: 2024-06-25T18:32:25.419Z Has data issue: false hasContentIssue false
  • English
  • Français

Control of Bipolar Junction Transistor Current Grain Using Rapid Thermal Processing.

Published online by Cambridge University Press:  28 February 2011

A. Kermani ,
F. Van Gieson ,
S. Litwin ,
R. Sullivan ,
T. J. DeBolske  and
J.L. Crowley
A. Kermani
Affiliation:
Peak Systmns' Inc., Fremont, CA 94538
F. Van Gieson
Affiliation:
National Semiconductor, Santa Clara, CA 95051
S. Litwin
Affiliation:
Motorola Inc. Mesa, AZ 85202
R. Sullivan
Affiliation:
Motorola Inc. Mesa, AZ 85202
T. J. DeBolske
Affiliation:
Peak Systmns' Inc., Fremont, CA 94538
J.L. Crowley
Affiliation:
Peak Systmns' Inc., Fremont, CA 94538
Get access

Abstract

The activation of ion implanted emitters for two types of NPN bipolar junction transistors ( BJT ) by rapid thermal processing (RTP) was evaluated. The dopant profiles and the resultant junction depths were measured for various thermal cycles, using spreading resistance profile technique. The electrical characteristics of the transistors were then determined and compared to the standard furnace processes. The common emitter current gain values, hFE, for arsenic emitters were low and phosphorous emitters exhibited improved or comparable betas. The breakdown voltages in common emitter configuration, BV,CEO, BVcEs and BVEBO were comparable or better than the furnace annealed samples and no evidence of transistor leakage was observed.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 92: Symposium B – Rapid Thermal Processing of Electronic Materials , 1987 , 227
Copyright
Copyright © Materials Research Society 1987

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Ning, T.H. and Isaac, R.D., IEEE Trans.Electron Dev., Vol. ED-27, 2051 (1980).Google Scholar
2. Solmon, P.M. and Tang, D.D. “Bipolar Circuit Scaling”, ISSCC Dig. Tech. Papers, pp. 86 87, 1979.Google Scholar
3. Narayan, J. and Holland, O.W., Journal of Applied Physics, 56, 2913 (1984).Google Scholar
4. Sedgewick, T., Mat.Res.Soc. Symposium Proceedings, Vol. 71, pp. 403 416, MRS Spring Meeting 1986.Google Scholar
5. Strum, James C., Mcvittie, J.P., Gibbons, J.F. and Pfeiffer, L., IEEE Elect.Dev.Letters, Vol. EDL-8, No.3, march 1987.Google Scholar
6. Patton, G.L. et al. , IEEE Elect.Dev.Letters, Vol. EDL33, No.11, November 1986.Google Scholar
7. Sze, S.M., VLSI Technology, McGraw Hill, N.Y., 1983.Google Scholar
8. Siedel, T.E. et al. , Mat. Res. Soc. Symposium proceedings, vol.35, pp. 329 340, MRS Fall Meeting 1985.Google Scholar
9. Crabbe', E., Hoyt, J.L., Moslehi, M.M., Pease, R.F.W. and Gibbons, J.F., to be presented at 1987 International Symposium on VLSI Technology, Taiwan, May 13-25 1987Google Scholar
10. Rownaldson, M.B. and Tarr, N.G., IEEE Elect,Dev. Letters, Vol. EDL-6, No.6, June 1985.Google Scholar