Hostname: page-component-76fb5796d-45l2p Total loading time: 0 Render date: 2024-04-25T13:17:30.991Z Has data issue: false hasContentIssue false

Characterization of Number Fluctuations in Gate-last Metal Nanocrystal Nonvolatile Memory Array beyond 90nm CMOS Technology

Published online by Cambridge University Press:  01 February 2011

Chungho Lee
Affiliation:
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, U.S.A.
Udayan Ganguly
Affiliation:
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, U.S.A.
Edwin C. Kan
Affiliation:
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, U.S.A.
Get access

Abstract

Experimental characterization of nanocrystal formation in gate trenches were performed, which includes the analyses of number fluctuation, the size distribution, and the correlation of the size and number density in gate patterns with various feature sizes from 50nm to 150nm. The gate regions with 51nm oxide wall are defined by e-beam lithography and reactive ion etching (RIE). By using direct-deposit self-assembly (i.e., evaporation and post-annealing), Au, Ag, and Pt nanocrystals are formed on the gate tunneling oxide. From the statistical evaluation by scanning electron microscopy (SEM) observation, the number fluctuation of nanocrystals in a gate trench could be always controlled under 12%, while it follows the Poisson distribution in the unconstrained self-assembly. This is mainly due to the confinement effect by the trench sidewalls, corners, and edges. The current study demonstrated that the direct-deposit self-assembly process could be successfully adapted beyond 90nm metal nanocrystal memory technology with satisfactory parametric yield in the nanocrystal number density.

Type
Research Article
Copyright
Copyright © Materials Research Society 2005

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Hanafi, H. I., Tiwari, S., and Khan, I., IEEE Trans. Electron Devices, 43, 1553 (1996).Google Scholar
2. Liu, Z., Lee, C., Narayanan, V., Pei, G. and Kan, E. C., IEEE Trans. Electron Devices, 49, 1606 (2002).Google Scholar
3. Lee, C., Gorur-Seetharam, A. and Kan, E. C., IEDM, p. 557 (2003).Google Scholar
4. Chi, O. C., Kim, H., McVittie, J. P., Triplett, B. B., McIntyre, P. C. and Saraswat, K. C., Int. Semi. Dev. Res. Symp., 2003, p. 464.Google Scholar
5. Liu, Z., Lee, C., Pei, G., Narayanan, V. and Kan, E. C., Mat. Res. Soc. Symp., p. A5.3.1 (2001).Google Scholar
6. Lee, C., Liu, Z. and Kan, E. C., Mat. Res. Soc. Symp., p. F8.18.1 (2002).Google Scholar
7. Matsuki, T., Torii, K., Maeda, T., Syoji, H., Kiyono, K., Akasaka, Y., Hayashi, K., Kasai, N., and Arikado, T., IEEE Int. Conf. on Microelectronic Test Structure, p. 105 (2004).Google Scholar
8. Travel, B., Garros, X., Skotnicki, T., Martin, F., Leroux, C., Bensahel, D., Semeria, M. N., Morand, Y., Damlencourt, J. F., Descombes, S., Leverd, F., Le-Friec, Y., Leduc, P., Rivoire, M., Jullian, S., and Pantel, R., IEDM, p. 429 (2002).Google Scholar
9. Kennedy, J. B. and Neville, A. M., Basic statistical methods for engineers and scientists (Harper & Row, 1986) pp. 155172.Google Scholar