Hostname: page-component-7bb8b95d7b-fmk2r Total loading time: 0 Render date: 2024-09-18T08:14:16.906Z Has data issue: false hasContentIssue false

An Advanced High-k Transistor Utilizing Metal-Organic Precursors in an ALD Deposition of Hafnium Oxide and Hafnium Silicate with Ozone as Oxidizer

Published online by Cambridge University Press:  28 July 2011

J. Gutt
Affiliation:
International SEMATECH, Austin, TX, 78741, USA Tel: (512) 356-7197, e-mail: jim.gutt@sematech.org
G.A. Brown
Affiliation:
International SEMATECH, Austin, TX, 78741, USA Tel: (512) 356-7197, e-mail: jim.gutt@sematech.org
Yoshi Senzaki
Affiliation:
Aviza Technology, Scotts Valley, California 95066
Seung Park
Affiliation:
Aviza Technology, Scotts Valley, California 95066
Get access

Abstract

The International Technology Roadmap for Semiconductors (ITRS) has projected that continued scaling of planar CMOS technology to the 65nm node and beyond will require development of high-k films for transistor gate dielectric applications to allow further scaling of overall device sizes according to Moore's Law [1]. Researchers have recently been studying hafnium-based high-k dielectrics as an alternative to SiO2 [2]. The method of deposition of these films has been found to impact the applicability of the films for both low standby power and high performance applications [3]. Atomic Layer Deposition (ALD) has been among the more widely studied deposition techniques for these films, but previous work has emphasized ALD utilizing inorganic precursors [4]. In this paper, we shall describe a process in which hafnium oxide and hafnium silicate films were deposited from alternating pulses of volatile metal-organic Hf/Si liquid precursors and ozone on 200mm diameter Si substrates using a single wafer ALD system. Electrical characterization of the films is presented, including equivalent oxide thickness (EOT), gate leakage, and electron mobility data, showing an achievement of EOT's ranging from 1.19 to 1.69 nm with high field mobilities from 74% to more than 90% of that of SiO2 (2.1 nm film), and Jg in the range of 80mA to 3 A/cm2.

Type
Research Article
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors, 2002 Edition, Austin, Texas; International SEMATECH, 2002 Google Scholar
[2] Huff, H., et al. , “High-k Gate Stacks for Planar, Scaled CMOS Integrated Circuits”, Conference on Nano and Giga Challenges in Microelectronics (2002), Moscow, September 10-13, 2002 (Microelectronic Engineering)Google Scholar
[3] Huff, H., et al. , “Integration of high-k gate stack systems into planar CMOS process flows” in Iwai, H. (Ed.), International Workshop on Gate Insulators (IWGI2001) (2001) 211 Google Scholar
[4] Londergan, A.R., Ramanathan, S., Winkler, J., Seidel, T.E., Gutt, J., Brown, G., and Murto, R.W., “Pathways for Advanced Transistors Using Hafnium-Based Oxides by Atomic Layer Deposition”, Electrochemical Society 203rd Meeting, Paris, April 27-May 3, 2003 Google Scholar
[5] Fischetti, M. V., Neumayer, D. A. and Cartier, E., J. Appl Phys., 90, p4587 (2001)Google Scholar
[6] Kerber, A., et al. , “Direct Measurement of the Inversion Charge in MOSFETs: Application to Mobility Extraction in Alternative Gate Dielectrics”, VLSI 2003 Google Scholar
[7] Zhu, Wenjuan, Han, Jin-Ping and Ma, T. P., “Mobility Measurement and Degradation Mechanisms of MOSFETs Made With Ultrathin High-k Dielectrics”, IEEE Trans Elec Dev., 51, No. 1, January 2004Google Scholar
[8] Zeitzoff, P., et al. , “Correcting effective mobility measurements for the presence of significant gate leakage current”, Electron Device Letters, Vol 24, No. 4, p275, April, 2003 Google Scholar
[9] Cheng, B., et al. , “The Impact of high-k Gate Dielectrics and Metal Gate Electrodes on sub-100nm MOSFETs”, IEEE Trans Elec Dev., 46, p. 1537 (1999)Google Scholar
[10] DeGhent, S., et al. , “Implementation of high-k gate dielectrics – a status update”, in Iwai, H. (Ed.), International Workshop on Gate Insulators (IWGI2001) (2001) p4 Google Scholar