Hostname: page-component-8448b6f56d-sxzjt Total loading time: 0 Render date: 2024-04-19T02:50:13.277Z Has data issue: false hasContentIssue false

Advanced Planarized Aluminum Metallization Process

Published online by Cambridge University Press:  25 February 2011

F. S. Chen
Affiliation:
SGS-Thomson Microelectronics, 1310 Electronics Drive, MS2200, Carrollton, TX 75006.
G. A. Durit
Affiliation:
SGS-Thomson Microelectronics, 1310 Electronics Drive, MS2200, Carrollton, TX 75006.
J. W. Staman
Affiliation:
SGS-Thomson Microelectronics, 1310 Electronics Drive, MS2200, Carrollton, TX 75006.
C. C. Wei
Affiliation:
SGS-Thomson Microelectronics, 1310 Electronics Drive, MS2200, Carrollton, TX 75006.
F. T. Liou
Affiliation:
SGS-Thomson Microelectronics, 1310 Electronics Drive, MS2200, Carrollton, TX 75006.
Get access

Abstract

Sputtered aluminum has been used for interconnection in integrated circuits because of its low resistivity. However conventional sputtered aluminum has two important drawbacks, poor step coverage and poor planarization, which make it unsuitable for eubmicron multi-level interconnect process. CVD tungsten is an attractive option for forming plugs and interconnects but suffers several drawbacks. It is therefore preferable to use aluminum for both plugs and interconnections due to its simplicity and established prior history. We have developed a fully planarieed aluminum metallization process which produces void free contact plugs.

In order to verify the filling of the contact plugs, we have carried out extensive SEM analysis using secondary electron and backscattered electron imaging methods with various SEM sample preparation methods, i.e. chemical etching to extract the metal plug without inducing any damage to the metal, SEM cross section prepared with some oxide (about 1000Å) left in front of the metal plug and standard SEM cross section through the metal plug. Complementary secondary and backscattered imaging has proven to be a reliable method for ascessing the filling of the contact holes. Wafer and package level reliability data for the planarized aluminum metallization used on a megabit device will also be presented.

Type
Research Article
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Lee, V. V. and Verdonckt-Vandebroek, S., “A Selective CVD Tungsten Local Interconnect Technology”, Proc. IEDM, 1988, pp. 450453.Google Scholar
2. Whitwer, F., Milligan, D., Garner, J., Sun, S. P., Shenasa, M., Davies, T. and Lage, C., “A Submicron, Double Level Metal Process For High Density Memory Applications”, Proc. VMIC, 1990, pp. 4954.Google Scholar
3. Chen, F. S., Lin, Y. S., Dixit, G. A., Sundaresan, R., Wei, C. C. and Liou, F. T., “Planarized Aluminum Metallization For Sub- 0.5/im CMOS Technology”, Proc. IEDM, 1990, pp. 5154.Google Scholar