Skip to main content Accessibility help

We use cookies to distinguish you from other users and to provide you with a better experience on our websites. Close this message to accept cookies or find out how to manage your cookie settings.

Close cookie message
×
Home
  • Home
Hostname: page-component-5bf98f6d76-xcz5z Total loading time: 9.919 Render date: 2021-04-21T21:10:10.151Z Has data issue: true Feature Flags: { "shouldUseShareProductTool": true, "shouldUseHypothesis": true, "isUnsiloEnabled": true, "metricsAbstractViews": false, "figures": false, "newCiteModal": false, "newCitedByModal": true }
EnglishFrançais
MRS Online Proceedings Library (OPL) MRS Online Proceedings Library (OPL)

Article contents

Practical Aspects of Forming Ultra-Shallow Junctions by Sub-keV Boron Implants

Published online by Cambridge University Press:  10 February 2011

M. A. Foad ,
A. J. Murrell ,
E. J. H. Collart ,
G. de Cock ,
D. Jennings  and
M. I. Current
M. A. Foad
Affiliation:
Applied Materials, Thermal Processing and Implant Divisions 3050 Bowers Avenue. Santa Clara, CA 95054 USA.
A. J. Murrell
Affiliation:
Applied Materials, Thermal Processing and Implant Divisions 3050 Bowers Avenue. Santa Clara, CA 95054 USA.
E. J. H. Collart
Affiliation:
Applied Materials, Thermal Processing and Implant Divisions 3050 Bowers Avenue. Santa Clara, CA 95054 USA.
G. de Cock
Affiliation:
Applied Materials, Thermal Processing and Implant Divisions 3050 Bowers Avenue. Santa Clara, CA 95054 USA.
D. Jennings
Affiliation:
Applied Materials, Thermal Processing and Implant Divisions 3050 Bowers Avenue. Santa Clara, CA 95054 USA.
M. I. Current
Affiliation:
Michael Current Scientific, 1729Comstock Way, San Jose, CA 95124 USA
Get access

Abstract

As the drive towards the production of 100 nm CMOS devices pick up speed, the practical aspect of transistor shallow junction formation, including a large menu of process integration issues, must now be solved in a short order. The most direct path to 50 nm junction depths is through the sub-keV boron implantation and rapid thermal annealing.

The material aspects of the process integration centers on: (1) CMOS devices for shallow, highly-activated and abrupt junctions (involving the choice of ion species [B, BF, B10H1 4, BSi2, etc.], substrate materials [ Cz, Epi, SOI], anneal conditions [ramp rate, soak time, ambient gas], etc.) and (2) Defect-dopant interactions during annealing (including surface reactions of high concentration species [B, F], diffusion and carrier trapping by background and co-implanted species [C, 0, F, etc.].

Process data for atomic and electrical activity profiles as well as defect and interface structures will be presented to illustrate progress towards understanding these complex process interactions. A particular focus will be the effects of anneal ambient and rapid temperature rise times approaching the “pike” anneal ideal.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 568: Symposium S – Silicon Front-End Processing-Physics & Technology of Dopant… , 1999 , 55
Copyright
Copyright © Materials Research Society 1999

Access options

Get access to the full version of this content by using one of the access options below.
If you should have access and can't see this content please contact technical support.

References

1. Semiconductor Industry Association, ’The National Technology Roadmap for Semiconductors”. (1997) Edition.Google Scholar
2. Collart, E. J. H., Murrell, A. J., Cock, G. de, Foad, M. A., Schmitz, J., ZijI, J. P. van, and Berkum, J. G. van, Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar
3. Foad, M. A., Webb, R., Smith, R., Jones, E., A. A1-Bayati, Lee, M., Agarwal, V., Benerjee, S., Matsuo, J., and Yamada, I., Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar
4. Banks, P., Dobson, M., Krimbacher, B., Allen, A. and Murrell, A., Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar
5. Murrell, A. J., Collart, E. J. H., Foad, M. A., Cock, G. de, DowseRt, M., Elliner, D., Wang, T.-S., and Cullis, T., Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar
6. Mineji, A., Shishiguchi, S., Matsuda, T., and Saito, S., Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar
7. Webb, R. P., Foad, M. A., Gwilliam, R. M., Kmnights, A. P., and Thomas, G., Mat. Res Soc. Symp Proc. Vol.469, p. 59 (1997).CrossRefGoogle Scholar
8. Lim, D. R., Rafferty, C. S., and Klemens, F. P., Appli. Phys. Lett. 67, p. 2302 (1995).CrossRefGoogle Scholar
9. Agarwal, A., Gossmann, H. J., Eaglesham, D. J., Pelaz, L., Jackobson, D. C., Haynes, T. E., Erokhin, Yu. E., Appl. Phys. Lett. 71, p. 3141 (1997).CrossRefGoogle Scholar
10. Downey, D. et al, MRS Spring meeting, San Francisco, April (1998).Google Scholar
11. Shishiguchi, S., Mineji, A., Hayashi, T., and Saito, S., VLSI Technology Tech. Dig., p. 98 (1997).Google Scholar
12. Priolo, F., Mannino, G., Micciche, M., Privitera, V., Napolitani, E., and Camera, A., Appl. Phys. Lett. 72, p. 3011 (1998).CrossRefGoogle Scholar
13. Privitera, V., Priolo, F., Mannino, G., Napolitani, E., and Camera, A., Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar
14. Lur, W., and Chen, L. J., J. Appl. Phys., 66, p. 3604 (1989).CrossRefGoogle Scholar
15. Lur, W., and Chen, L. J., J. Appl. Phys., 64, p. 3505 (1988).CrossRefGoogle Scholar
16. Goto, K., Matsuo, J., Sugii, T., Minakata, H., Yamada, I., and Hisatsugu, T., IEDM proc. pp. 435–438 (1996).Google Scholar
17. , Ling, Strathman, M., Ling, C. H., Doyle, B., Walsh, D., Larson, L., Bennett, J., and Felch, S., Presented in Ion Implantation Technology conference98, June (1998), Kyoto, Japan.Google Scholar

Full text views

Full text views reflects PDF downloads, PDFs sent to Google Drive, Dropbox and Kindle and HTML full text views.

Total number of HTML views: 0
Total number of PDF views: 7 *
View data table for this chart

* Views captured on Cambridge Core between September 2016 - 21st April 2021. This data will be updated every 24 hours.

Send article to Kindle

To send this article to your Kindle, first ensure no-reply@cambridge.org is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about sending to your Kindle. Find out more about sending to your Kindle.

Note you can select to send to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be sent to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

Practical Aspects of Forming Ultra-Shallow Junctions by Sub-keV Boron Implants
Available formats
×

Send article to Dropbox

To send this article to your Dropbox account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Dropbox.

Practical Aspects of Forming Ultra-Shallow Junctions by Sub-keV Boron Implants
Available formats
×

Send article to Google Drive

To send this article to your Google Drive account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Google Drive.

Practical Aspects of Forming Ultra-Shallow Junctions by Sub-keV Boron Implants
Available formats
×
×

Reply to: Submit a response

Your details

Conflicting interests

Do you have any conflicting interests? *