Skip to main content Accessibility help
×
Home
Hostname: page-component-684bc48f8b-vgwqb Total loading time: 21.733 Render date: 2021-04-14T02:48:31.572Z Has data issue: true Feature Flags: { "shouldUseShareProductTool": true, "shouldUseHypothesis": true, "isUnsiloEnabled": true, "metricsAbstractViews": false, "figures": false, "newCiteModal": false, "newCitedByModal": true }

Grinding and Mixed Silicon Copper CMP of Stacked Patterned Wafers for 3D Integration

Published online by Cambridge University Press:  26 February 2011

Koen De Munck
Affiliation:
demunck@imec.be, IMEC, MCP, Kapeldreef 75, Heverlee, 3001, Belgium, +3216288661, +3216281097
Jan Vaes
Affiliation:
vaesj@imec.be, IMEC, Kapeldreef 75, Heverlee, 3001, Belgium
Lieve Bogaerts
Affiliation:
bogaertl@imec.be, IMEC, Kapeldreef 75, Heverlee, 3001, Belgium
Piet De Moor
Affiliation:
demoor@imec.be, IMEC, Kapeldreef 75, Heverlee, 3001, Belgium
Chris Van Hoof
Affiliation:
vanhoofc@imec.be, IMEC, Kapeldreef 75, Heverlee, 3001, Belgium
Bart Swinnen
Affiliation:
swinnenb@imec.be, IMEC, Kapeldreef 75, Heverlee, 3001, Belgium
Get access

Abstract

3D integration promises to reduce system form factor through direct stacking and interconnection of chips made using different technologies, into a single system. In our case, these interconnects consist of small and deep through wafer vias in the form of Cu nails. One of the enabling technologies to achieve 3D stacks, is thinning on carrier. It involves backside grinding and CMP of patterned wafers down to 20 micron, while temporarily glued to a carrier.

Success of grinding on carrier is found to strongly depend on temporary glue layer properties and bonding quality. Voids in between device wafer and carrier of various origins were observed to cause thin wafer delamination and catastrophic breakage when grinding down below 50 micron. By improvements in the bonding process, we eventually enabled uniform bonding, compatible with standard grinding and CMP techniques.

CMP both removes grinding-induced damage and exposes the Cu nails at the thin wafer backside. The developed CMP consists of 2 steps which are optimized to reduce Cu smearing and within-die uniformity. Both are found to correlate with the local Cu nail density variations.

Type
Research Article
Copyright
Copyright © Materials Research Society 2007

Access options

Get access to the full version of this content by using one of the access options below.

References

1. Patti, R.S., Proceedings of the IEEE, 94, 6, June (2006)Google Scholar
2. de Moor, P., 3-D Architectures for Semiconductor Integration and Packaging Conference, June (2005)Google Scholar
3. De Munck, K. et al, IMAPS 2006 March 2023, Scottsdale, USA Google Scholar
4. Swinnen, B. et al, IEDM 2006 December 1113, San Francisco, USA Google Scholar
5. Vaes, J. et al, ICPT 2006 October 1213, Foster City, USA Google Scholar
6. Nguyen, V. H., J. Electrochem. Soc. 150, G689 (2003)CrossRefGoogle Scholar

Full text views

Full text views reflects PDF downloads, PDFs sent to Google Drive, Dropbox and Kindle and HTML full text views.

Total number of HTML views: 0
Total number of PDF views: 29 *
View data table for this chart

* Views captured on Cambridge Core between September 2016 - 14th April 2021. This data will be updated every 24 hours.

Send article to Kindle

To send this article to your Kindle, first ensure no-reply@cambridge.org is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about sending to your Kindle. Find out more about sending to your Kindle.

Note you can select to send to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be sent to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

Grinding and Mixed Silicon Copper CMP of Stacked Patterned Wafers for 3D Integration
Available formats
×

Send article to Dropbox

To send this article to your Dropbox account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Dropbox.

Grinding and Mixed Silicon Copper CMP of Stacked Patterned Wafers for 3D Integration
Available formats
×

Send article to Google Drive

To send this article to your Google Drive account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Google Drive.

Grinding and Mixed Silicon Copper CMP of Stacked Patterned Wafers for 3D Integration
Available formats
×
×

Reply to: Submit a response


Your details


Conflicting interests

Do you have any conflicting interests? *